alnyan/rvx0
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
5 Commits 2 Branches 0 Tags
master
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
S
Description
Simple RISC-V (rv32i+Zicsr) core in SystemVerilog
84 KiB
Languages
SystemVerilog 90.5%
Assembly 4.1%
Rust 2.8%
Makefile 1.8%
Python 0.8%