Logo
Explore Help
Sign In
alnyan/yggdrasil
1
0
Fork 0
You've already forked yggdrasil
Code Issues 32 Pull Requests Packages Projects Releases Wiki Activity
Files
24f1f412177e52486a824767f9f23d9cc0e3762b
yggdrasil/kernel
T
History
alnyan 24f1f41217 tools: write riscv image size to header in gentables
2025-02-13 22:53:49 +02:00
..
arch
nvme: dma cache flush, better performance (played with timer)
2025-02-09 16:52:36 +02:00
driver
igbe: cleanup igbe code
2025-02-11 18:36:41 +02:00
lib
rv64/jh7110: implement syscrg stub + uart clock/reset
2025-02-13 22:53:47 +02:00
libk
rv64/jh7110: implement syscrg stub + uart clock/reset
2025-02-13 22:53:47 +02:00
modules/test_mod
dev: rework device management (&'static -> Arc)
2024-12-10 11:52:26 +02:00
src
rv64/jh7110: implement syscrg stub + uart clock/reset
2025-02-13 22:53:47 +02:00
tools/gentables
tools: write riscv image size to header in gentables
2025-02-13 22:53:49 +02:00
.gitignore
Add 'kernel/' from commit '7f1f6b73377367db17f98a740316b904c37ce3b1'
2024-03-12 15:52:48 +02:00
build.rs
rv64: boot into upper half
2025-01-17 02:25:49 +02:00
Cargo.toml
WIP: implement igbe driver
2025-02-10 09:15:25 +02:00
Powered by Gitea Version: 1.26.2 Page: 715ms Template: 40ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API