Sanitize RISC-V GAS help text, documentation
It looks like I missed the GAS help text when going through all the documentation last time, so it printed some of the old-format (never upstream) arguments. I fixed this, and when I went to check doc/ I noticed it was missing the '-fpic'/'-fno-pic' options.
This commit is contained in:
parent
24e5b4e682
commit
19683c0408
@ -1,3 +1,10 @@
|
|||||||
|
2017-03-21 Palmer Dabbbelt <palmer@dabbelt.com>
|
||||||
|
|
||||||
|
* config/tc-riscv.c (md_show_usage): Remode defuct -m32, -m64,
|
||||||
|
-msoft-float, -mhard-float, -mno-rvc, and -mrvc options; and don't
|
||||||
|
print an invalid default ISA string.
|
||||||
|
* doc/c-riscv.texi (OPTIONS): Add -fpic and -fno-pic options.
|
||||||
|
|
||||||
2017-03-22 Max Filippov <jcmvbkbc@gmail.com>
|
2017-03-22 Max Filippov <jcmvbkbc@gmail.com>
|
||||||
|
|
||||||
* config/tc-xtensa.c (xtensa_relax_frag): Change fx_size of the
|
* config/tc-xtensa.c (xtensa_relax_frag): Change fx_size of the
|
||||||
|
@ -2475,15 +2475,10 @@ md_show_usage (FILE *stream)
|
|||||||
{
|
{
|
||||||
fprintf (stream, _("\
|
fprintf (stream, _("\
|
||||||
RISC-V options:\n\
|
RISC-V options:\n\
|
||||||
-m32 assemble RV32 code\n\
|
|
||||||
-m64 assemble RV64 code (default)\n\
|
|
||||||
-fpic generate position-independent code\n\
|
-fpic generate position-independent code\n\
|
||||||
-fno-pic don't generate position-independent code (default)\n\
|
-fno-pic don't generate position-independent code (default)\n\
|
||||||
-msoft-float don't use F registers for floating-point values\n\
|
-march=ISA set the RISC-V architecture\n\
|
||||||
-mhard-float use F registers for floating-point values (default)\n\
|
-mabi=ABI set the RISC-V ABI\n\
|
||||||
-mno-rvc disable the C extension for compressed instructions (default)\n\
|
|
||||||
-mrvc enable the C extension for compressed instructions\n\
|
|
||||||
-march=ISA set the RISC-V architecture, RV64IMAFD by default\n\
|
|
||||||
"));
|
"));
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -26,6 +26,14 @@ The following table lists all available RISC-V specific options
|
|||||||
@c man begin OPTIONS
|
@c man begin OPTIONS
|
||||||
@table @gcctabopt
|
@table @gcctabopt
|
||||||
|
|
||||||
|
@cindex @samp{-fpic} option, RISC-V
|
||||||
|
@item -fpic
|
||||||
|
Generate position-independent code
|
||||||
|
|
||||||
|
@cindex @samp{-fno-pic} option, RISC-V
|
||||||
|
@item -fno-pic
|
||||||
|
Don't generate position-independent code (default)
|
||||||
|
|
||||||
@cindex @samp{-march=ISA} option, RISC-V
|
@cindex @samp{-march=ISA} option, RISC-V
|
||||||
@item -march=ISA
|
@item -march=ISA
|
||||||
Select the base isa, as specified by ISA. For example -march=rv32ima.
|
Select the base isa, as specified by ISA. For example -march=rv32ima.
|
||||||
|
Loading…
x
Reference in New Issue
Block a user