yggdrasil/binutils-gdb
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

include/gdb:

Browse Source 
* sim-sh.h: Add enum constants for sh[1-4], sh3e, sh3?-dsp,
	renumbering the sh-dsp registers to use distinct numbers.
sim/sh:
	* Makefile.in (interp.o): Depend on $(srcroot)/include/gdb/sim-sh.h.
	* interp.c: Include "gdb/sim-sh.h".
	(sim_store_register, sim_fetch_register): Use constants defined there.
gdb:
	* sh-tdep.c (sh_dsp_register_sim_regno): New function.
	(sh_gdbarch_init): Use it for sh-dsp.
This commit is contained in:
Joern Rennecke 2002-07-17 18:43:28 +00:00
parent 58378160bb
commit 2f14585c74
7 changed files with 346 additions and 131 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gdb/ChangeLog
View File

@ -1,3 +1,8 @@
Wed Jul 17 19:36:38 2002 J"orn Rennecke <joern.rennecke@superh.com>
* sh-tdep.c (sh_dsp_register_sim_regno): New function.
(sh_gdbarch_init): Use it for sh-dsp.
2002-07-16 Kevin Buettner <kevinb@redhat.com> 2002-07-16 Kevin Buettner <kevinb@redhat.com>
* dwarf2read.c (read_initial_length): Handle older, non-standard, * dwarf2read.c (read_initial_length): Handle older, non-standard,

43
gdb/sh-tdep.c
View File

@ -4181,6 +4181,47 @@ sh_linux_svr4_fetch_link_map_offsets (void)
} }
#endif /* SVR4_SHARED_LIBS */ #endif /* SVR4_SHARED_LIBS */
enum
{
DSP_DSR_REGNUM = 24,
DSP_A0G_REGNUM,
DSP_A0_REGNUM,
DSP_A1G_REGNUM,
DSP_A1_REGNUM,
DSP_M0_REGNUM,
DSP_M1_REGNUM,
DSP_X0_REGNUM,
DSP_X1_REGNUM,
DSP_Y0_REGNUM,
DSP_Y1_REGNUM,
DSP_MOD_REGNUM = 40,
DSP_RS_REGNUM = 43,
DSP_RE_REGNUM,
DSP_R0_BANK_REGNUM = 51,
DSP_R7_BANK_REGNUM = DSP_R0_BANK_REGNUM + 7
};
static int
sh_dsp_register_sim_regno (int nr)
{
if (legacy_register_sim_regno (nr) < 0)
return legacy_register_sim_regno (nr);
if (nr >= DSP_DSR_REGNUM && nr < DSP_Y1_REGNUM)
return nr - DSP_DSR_REGNUM + SIM_SH_DSR_REGNUM;
if (nr == DSP_MOD_REGNUM)
return SIM_SH_MOD_REGNUM;
if (nr == DSP_RS_REGNUM)
return SIM_SH_RS_REGNUM;
if (nr == DSP_RE_REGNUM)
return SIM_SH_RE_REGNUM;
if (nr >= DSP_R0_BANK_REGNUM && nr <= DSP_R7_BANK_REGNUM)
return nr - DSP_R0_BANK_REGNUM + SIM_SH_R0_BANK_REGNUM;
return nr;
}
static gdbarch_init_ftype sh_gdbarch_init; static gdbarch_init_ftype sh_gdbarch_init;
@ -4280,6 +4321,7 @@ sh_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)
set_gdbarch_deprecated_extract_struct_value_address (gdbarch, sh_extract_struct_value_address); set_gdbarch_deprecated_extract_struct_value_address (gdbarch, sh_extract_struct_value_address);
set_gdbarch_pop_frame (gdbarch, sh_pop_frame); set_gdbarch_pop_frame (gdbarch, sh_pop_frame);
set_gdbarch_print_insn (gdbarch, gdb_print_insn_sh); set_gdbarch_print_insn (gdbarch, gdb_print_insn_sh);
set_gdbarch_register_sim_regno (gdbarch, legacy_register_sim_regno);
skip_prologue_hard_way = sh_skip_prologue_hard_way; skip_prologue_hard_way = sh_skip_prologue_hard_way;
do_pseudo_register = sh_do_pseudo_register; do_pseudo_register = sh_do_pseudo_register;
@ -4314,6 +4356,7 @@ sh_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)
set_gdbarch_register_raw_size (gdbarch, sh_default_register_raw_size); set_gdbarch_register_raw_size (gdbarch, sh_default_register_raw_size);
set_gdbarch_register_virtual_size (gdbarch, sh_default_register_raw_size); set_gdbarch_register_virtual_size (gdbarch, sh_default_register_raw_size);
set_gdbarch_register_byte (gdbarch, sh_default_register_byte); set_gdbarch_register_byte (gdbarch, sh_default_register_byte);
set_gdbarch_register_sim_regno (gdbarch, sh_dsp_register_sim_regno);
tdep->DSR_REGNUM = 24; tdep->DSR_REGNUM = 24;
tdep->A0G_REGNUM = 25; tdep->A0G_REGNUM = 25;
tdep->A0_REGNUM = 26; tdep->A0_REGNUM = 26;

5
include/gdb/ChangeLog
View File

@ -1,3 +1,8 @@
Wed Jul 17 19:36:38 2002 J"orn Rennecke <joern.rennecke@superh.com>
* sim-sh.h: Add enum constants for sh[1-4], sh3e, sh3?-dsp,
renumbering the sh-dsp registers to use distinct numbers.
2002-06-15 Andrew Cagney <ac131313@redhat.com> 2002-06-15 Andrew Cagney <ac131313@redhat.com>
* sim-arm.h (enum sim_arm_regs): Rename sim_arm_regnum. * sim-arm.h (enum sim_arm_regs): Rename sim_arm_regnum.

143
include/gdb/sim-sh.h
View File

@ -1,5 +1,5 @@
/* This file defines the interface between the sh simulator and gdb. /* This file defines the interface between the sh simulator and gdb.
Copyright (C) 2002 Free Software Foundation, Inc. Copyright (C) 2000, 2002 Free Software Foundation, Inc.
This file is part of GDB. This file is part of GDB.
@ -27,25 +27,132 @@ extern "C" { // }
/* The simulator makes use of the following register information. */ /* The simulator makes use of the following register information. */
enum enum
{ {
SIM_SH64_R0_REGNUM = 0, SIM_SH_R0_REGNUM = 0,
SIM_SH64_SP_REGNUM = 15, SIM_SH_R1_REGNUM,
SIM_SH64_PC_REGNUM = 64, SIM_SH_R2_REGNUM,
SIM_SH64_SR_REGNUM = 65, SIM_SH_R3_REGNUM,
SIM_SH64_SSR_REGNUM = 66, SIM_SH_R4_REGNUM,
SIM_SH64_SPC_REGNUM = 67, SIM_SH_R5_REGNUM,
SIM_SH64_TR0_REGNUM = 68, SIM_SH_R6_REGNUM,
SIM_SH64_FPCSR_REGNUM = 76, SIM_SH_R7_REGNUM,
SIM_SH64_FR0_REGNUM = 77 SIM_SH_R8_REGNUM,
}; SIM_SH_R9_REGNUM,
SIM_SH_R10_REGNUM,
SIM_SH_R11_REGNUM,
SIM_SH_R12_REGNUM,
SIM_SH_R13_REGNUM,
SIM_SH_R14_REGNUM,
SIM_SH_R15_REGNUM,
SIM_SH_PC_REGNUM,
SIM_SH_PR_REGNUM,
SIM_SH_GBR_REGNUM,
SIM_SH_VBR_REGNUM,
SIM_SH_MACH_REGNUM,
SIM_SH_MACL_REGNUM,
SIM_SH_SR_REGNUM,
SIM_SH_FPUL_REGNUM,
SIM_SH_FPSCR_REGNUM,
SIM_SH_FR0_REGNUM, /* FRn registers: sh3e / sh4 */
SIM_SH_FR1_REGNUM,
SIM_SH_FR2_REGNUM,
SIM_SH_FR3_REGNUM,
SIM_SH_FR4_REGNUM,
SIM_SH_FR5_REGNUM,
SIM_SH_FR6_REGNUM,
SIM_SH_FR7_REGNUM,
SIM_SH_FR8_REGNUM,
SIM_SH_FR9_REGNUM,
SIM_SH_FR10_REGNUM,
SIM_SH_FR11_REGNUM,
SIM_SH_FR12_REGNUM,
SIM_SH_FR13_REGNUM,
SIM_SH_FR14_REGNUM,
SIM_SH_FR15_REGNUM,
SIM_SH_SSR_REGNUM, /* sh3{,e,-dsp}, sh4 */
SIM_SH_SPC_REGNUM, /* sh3{,e,-dsp}, sh4 */
SIM_SH_R0_BANK0_REGNUM, /* SIM_SH_Rn_BANKm_REGNUM: sh3[e] / sh4 */
SIM_SH_R1_BANK0_REGNUM,
SIM_SH_R2_BANK0_REGNUM,
SIM_SH_R3_BANK0_REGNUM,
SIM_SH_R4_BANK0_REGNUM,
SIM_SH_R5_BANK0_REGNUM,
SIM_SH_R6_BANK0_REGNUM,
SIM_SH_R7_BANK0_REGNUM,
SIM_SH_R0_BANK1_REGNUM,
SIM_SH_R1_BANK1_REGNUM,
SIM_SH_R2_BANK1_REGNUM,
SIM_SH_R3_BANK1_REGNUM,
SIM_SH_R4_BANK1_REGNUM,
SIM_SH_R5_BANK1_REGNUM,
SIM_SH_R6_BANK1_REGNUM,
SIM_SH_R7_BANK1_REGNUM,
SIM_SH_XF0_REGNUM,
SIM_SH_XF1_REGNUM,
SIM_SH_XF2_REGNUM,
SIM_SH_XF3_REGNUM,
SIM_SH_XF4_REGNUM,
SIM_SH_XF5_REGNUM,
SIM_SH_XF6_REGNUM,
SIM_SH_XF7_REGNUM,
SIM_SH_XF8_REGNUM,
SIM_SH_XF9_REGNUM,
SIM_SH_XF10_REGNUM,
SIM_SH_XF11_REGNUM,
SIM_SH_XF12_REGNUM,
SIM_SH_XF13_REGNUM,
SIM_SH_XF14_REGNUM,
SIM_SH_XF15_REGNUM,
SIM_SH_SGR_REGNUM,
SIM_SH_DBR_REGNUM,
SIM_SH4_NUM_REGS, /* 77 */
/* sh[3]-dsp */
SIM_SH_DSR_REGNUM,
SIM_SH_A0G_REGNUM,
SIM_SH_A0_REGNUM,
SIM_SH_A1G_REGNUM,
SIM_SH_A1_REGNUM,
SIM_SH_M0_REGNUM,
SIM_SH_M1_REGNUM,
SIM_SH_X0_REGNUM,
SIM_SH_X1_REGNUM,
SIM_SH_Y0_REGNUM,
SIM_SH_Y1_REGNUM,
SIM_SH_MOD_REGNUM,
SIM_SH_RS_REGNUM,
SIM_SH_RE_REGNUM,
SIM_SH_R0_BANK_REGNUM,
SIM_SH_R1_BANK_REGNUM,
SIM_SH_R2_BANK_REGNUM,
SIM_SH_R3_BANK_REGNUM,
SIM_SH_R4_BANK_REGNUM,
SIM_SH_R5_BANK_REGNUM,
SIM_SH_R6_BANK_REGNUM,
SIM_SH_R7_BANK_REGNUM
/* 100..127: room for expansion. */
};
enum enum
{ {
SIM_SH64_NR_REGS = 141, /* total number of architectural registers */ SIM_SH64_R0_REGNUM = 0,
SIM_SH64_NR_R_REGS = 64, /* number of general registers */ SIM_SH64_SP_REGNUM = 15,
SIM_SH64_NR_TR_REGS = 8, /* number of target registers */ SIM_SH64_PC_REGNUM = 64,
SIM_SH64_NR_FP_REGS = 64 /* number of floating point registers */ SIM_SH64_SR_REGNUM = 65,
}; SIM_SH64_SSR_REGNUM = 66,
SIM_SH64_SPC_REGNUM = 67,
SIM_SH64_TR0_REGNUM = 68,
SIM_SH64_FPCSR_REGNUM = 76,
SIM_SH64_FR0_REGNUM = 77
};
enum
{
SIM_SH64_NR_REGS = 141, /* total number of architectural registers */
SIM_SH64_NR_R_REGS = 64, /* number of general registers */
SIM_SH64_NR_TR_REGS = 8, /* number of target registers */
SIM_SH64_NR_FP_REGS = 64 /* number of floating point registers */
};
#ifdef __cplusplus #ifdef __cplusplus
} }

6
sim/sh/ChangeLog
View File

@ -1,3 +1,9 @@
Wed Jul 17 19:36:38 2002 J"orn Rennecke <joern.rennecke@superh.com>
* Makefile.in (interp.o): Depend on $(srcroot)/include/gdb/sim-sh.h.
* interp.c: Include "gdb/sim-sh.h".
(sim_store_register, sim_fetch_register): Use constants defined there.
Tue Jun 18 16:53:11 2002 J"orn Rennecke <joern.rennecke@superh.com> Tue Jun 18 16:53:11 2002 J"orn Rennecke <joern.rennecke@superh.com>
* interp.c (sim_resume): Fix setting of bus error for * interp.c (sim_resume): Fix setting of bus error for

2
sim/sh/Makefile.in
View File

@ -24,7 +24,7 @@ SIM_EXTRA_CLEAN = sh-clean
## COMMON_POST_CONFIG_FRAG ## COMMON_POST_CONFIG_FRAG
interp.o: interp.c code.c table.c ppi.c interp.o: interp.c code.c table.c ppi.c $(srcroot)/include/gdb/sim-sh.h
code.c: gencode code.c: gencode
./gencode -x >code.c ./gencode -x >code.c

273
sim/sh/interp.c
View File

@ -29,6 +29,7 @@
#include "bfd.h" #include "bfd.h"
#include "gdb/callback.h" #include "gdb/callback.h"
#include "gdb/remote-sim.h" #include "gdb/remote-sim.h"
#include "gdb/sim-sh.h"
/* This file is local - if newlib changes, then so should this. */ /* This file is local - if newlib changes, then so should this. */
#include "syscall.h" #include "syscall.h"
@ -1790,98 +1791,122 @@ sim_store_register (sd, rn, memory, length)
val = swap (* (int *)memory); val = swap (* (int *)memory);
switch (rn) switch (rn)
{ {
case 0: case 1: case 2: case 3: case 4: case 5: case 6: case 7: case SIM_SH_R0_REGNUM: case SIM_SH_R1_REGNUM: case SIM_SH_R2_REGNUM:
case 8: case 9: case 10: case 11: case 12: case 13: case 14: case 15: case SIM_SH_R3_REGNUM: case SIM_SH_R4_REGNUM: case SIM_SH_R5_REGNUM:
case SIM_SH_R6_REGNUM: case SIM_SH_R7_REGNUM: case SIM_SH_R8_REGNUM:
case SIM_SH_R9_REGNUM: case SIM_SH_R10_REGNUM: case SIM_SH_R11_REGNUM:
case SIM_SH_R12_REGNUM: case SIM_SH_R13_REGNUM: case SIM_SH_R14_REGNUM:
case SIM_SH_R15_REGNUM:
saved_state.asregs.regs[rn] = val; saved_state.asregs.regs[rn] = val;
break; break;
case 16: case SIM_SH_PC_REGNUM:
saved_state.asregs.pc = val; saved_state.asregs.pc = val;
break; break;
case 17: case SIM_SH_PR_REGNUM:
PR = val; PR = val;
break; break;
case 18: case SIM_SH_GBR_REGNUM:
GBR = val; GBR = val;
break; break;
case 19: case SIM_SH_VBR_REGNUM:
VBR = val; VBR = val;
break; break;
case 20: case SIM_SH_MACH_REGNUM:
MACH = val; MACH = val;
break; break;
case 21: case SIM_SH_MACL_REGNUM:
MACL = val; MACL = val;
break; break;
case 22: case SIM_SH_SR_REGNUM:
SET_SR (val); SET_SR (val);
break; break;
case 23: case SIM_SH_FPUL_REGNUM:
FPUL = val; FPUL = val;
break; break;
case 24: case SIM_SH_FPSCR_REGNUM:
SET_FPSCR (val); SET_FPSCR (val);
break; break;
case 25: case SIM_SH_FR0_REGNUM: case SIM_SH_FR1_REGNUM: case SIM_SH_FR2_REGNUM:
if (target_dsp) case SIM_SH_FR3_REGNUM: case SIM_SH_FR4_REGNUM: case SIM_SH_FR5_REGNUM:
A0G = val; case SIM_SH_FR6_REGNUM: case SIM_SH_FR7_REGNUM: case SIM_SH_FR8_REGNUM:
else case 26: case SIM_SH_FR9_REGNUM: case SIM_SH_FR10_REGNUM: case SIM_SH_FR11_REGNUM:
if (target_dsp) case SIM_SH_FR12_REGNUM: case SIM_SH_FR13_REGNUM: case SIM_SH_FR14_REGNUM:
A0 = val; case SIM_SH_FR15_REGNUM:
else case 27: SET_FI (rn - SIM_SH_FR0_REGNUM, val);
if (target_dsp)
A1G = val;
else case 28:
if (target_dsp)
A1 = val;
else case 29:
if (target_dsp)
M0 = val;
else case 30:
if (target_dsp)
M1 = val;
else case 31:
if (target_dsp)
X0 = val;
else case 32:
if (target_dsp)
X1 = val;
else case 33:
if (target_dsp)
Y0 = val;
else case 34:
if (target_dsp)
Y1 = val;
else case 40:
if (target_dsp)
SET_MOD (val);
else case 35: case 36: case 37: case 38: case 39:
SET_FI (rn - 25, val);
break; break;
case 41: case SIM_SH_DSR_REGNUM:
DSR = val;
break;
case SIM_SH_A0G_REGNUM:
A0G = val;
break;
case SIM_SH_A0_REGNUM:
A0 = val;
break;
case SIM_SH_A1G_REGNUM:
A1G = val;
break;
case SIM_SH_A1_REGNUM:
A1 = val;
break;
case SIM_SH_M0_REGNUM:
M0 = val;
break;
case SIM_SH_M1_REGNUM:
M1 = val;
break;
case SIM_SH_X0_REGNUM:
X0 = val;
break;
case SIM_SH_X1_REGNUM:
X1 = val;
break;
case SIM_SH_Y0_REGNUM:
Y0 = val;
break;
case SIM_SH_Y1_REGNUM:
Y1 = val;
break;
case SIM_SH_MOD_REGNUM:
SET_MOD (val);
break;
case SIM_SH_RS_REGNUM:
RS = val;
break;
case SIM_SH_RE_REGNUM:
RE = val;
break;
case SIM_SH_SSR_REGNUM:
SSR = val; SSR = val;
break; break;
case 42: case SIM_SH_SPC_REGNUM:
SPC = val; SPC = val;
break; break;
/* The rn_bank idiosyncracies are not due to hardware differences, but to /* The rn_bank idiosyncracies are not due to hardware differences, but to
a weird aliasing naming scheme for sh3 / sh3e / sh4. */ a weird aliasing naming scheme for sh3 / sh3e / sh4. */
case 43: case SIM_SH_R0_BANK0_REGNUM: case SIM_SH_R1_BANK0_REGNUM:
if (target_dsp) case SIM_SH_R2_BANK0_REGNUM: case SIM_SH_R3_BANK0_REGNUM:
RS = val; case SIM_SH_R4_BANK0_REGNUM: case SIM_SH_R5_BANK0_REGNUM:
else case 44: case SIM_SH_R6_BANK0_REGNUM: case SIM_SH_R7_BANK0_REGNUM:
if (target_dsp)
RE = val;
else case 45: case 46: case 47: case 48: case 49: case 50:
if (SR_MD && SR_RB) if (SR_MD && SR_RB)
Rn_BANK (rn - 43) = val; Rn_BANK (rn - SIM_SH_R0_BANK0_REGNUM) = val;
else else
saved_state.asregs.regs[rn - 43] = val; saved_state.asregs.regs[rn - SIM_SH_R0_BANK0_REGNUM] = val;
break; break;
case 51: case 52: case 53: case 54: case 55: case 56: case 57: case 58: case SIM_SH_R0_BANK1_REGNUM: case SIM_SH_R1_BANK1_REGNUM:
if (target_dsp || ! SR_MD || ! SR_RB) case SIM_SH_R2_BANK1_REGNUM: case SIM_SH_R3_BANK1_REGNUM:
SET_Rn_BANK (rn - 51, val); case SIM_SH_R4_BANK1_REGNUM: case SIM_SH_R5_BANK1_REGNUM:
case SIM_SH_R6_BANK1_REGNUM: case SIM_SH_R7_BANK1_REGNUM:
if (SR_MD && SR_RB)
saved_state.asregs.regs[rn - SIM_SH_R0_BANK1_REGNUM] = val;
else else
saved_state.asregs.regs[rn - 51] = val; Rn_BANK (rn - SIM_SH_R0_BANK1_REGNUM) = val;
break;
case SIM_SH_R0_BANK_REGNUM: case SIM_SH_R1_BANK_REGNUM:
case SIM_SH_R2_BANK_REGNUM: case SIM_SH_R3_BANK_REGNUM:
case SIM_SH_R4_BANK_REGNUM: case SIM_SH_R5_BANK_REGNUM:
case SIM_SH_R6_BANK_REGNUM: case SIM_SH_R7_BANK_REGNUM:
SET_Rn_BANK (rn - SIM_SH_R0_BANK_REGNUM, val);
break; break;
default: default:
return 0; return 0;
@ -1901,96 +1926,120 @@ sim_fetch_register (sd, rn, memory, length)
init_pointers (); init_pointers ();
switch (rn) switch (rn)
{ {
case 0: case 1: case 2: case 3: case 4: case 5: case 6: case 7: case SIM_SH_R0_REGNUM: case SIM_SH_R1_REGNUM: case SIM_SH_R2_REGNUM:
case 8: case 9: case 10: case 11: case 12: case 13: case 14: case 15: case SIM_SH_R3_REGNUM: case SIM_SH_R4_REGNUM: case SIM_SH_R5_REGNUM:
case SIM_SH_R6_REGNUM: case SIM_SH_R7_REGNUM: case SIM_SH_R8_REGNUM:
case SIM_SH_R9_REGNUM: case SIM_SH_R10_REGNUM: case SIM_SH_R11_REGNUM:
case SIM_SH_R12_REGNUM: case SIM_SH_R13_REGNUM: case SIM_SH_R14_REGNUM:
case SIM_SH_R15_REGNUM:
val = saved_state.asregs.regs[rn]; val = saved_state.asregs.regs[rn];
break; break;
case 16: case SIM_SH_PC_REGNUM:
val = saved_state.asregs.pc; val = saved_state.asregs.pc;
break; break;
case 17: case SIM_SH_PR_REGNUM:
val = PR; val = PR;
break; break;
case 18: case SIM_SH_GBR_REGNUM:
val = GBR; val = GBR;
break; break;
case 19: case SIM_SH_VBR_REGNUM:
val = VBR; val = VBR;
break; break;
case 20: case SIM_SH_MACH_REGNUM:
val = MACH; val = MACH;
break; break;
case 21: case SIM_SH_MACL_REGNUM:
val = MACL; val = MACL;
break; break;
case 22: case SIM_SH_SR_REGNUM:
val = GET_SR (); val = GET_SR ();
break; break;
case 23: case SIM_SH_FPUL_REGNUM:
val = FPUL; val = FPUL;
break; break;
case 24: case SIM_SH_FPSCR_REGNUM:
val = GET_FPSCR (); val = GET_FPSCR ();
break; break;
case 25: case SIM_SH_FR0_REGNUM: case SIM_SH_FR1_REGNUM: case SIM_SH_FR2_REGNUM:
val = target_dsp ? SEXT (A0G) : FI (0); case SIM_SH_FR3_REGNUM: case SIM_SH_FR4_REGNUM: case SIM_SH_FR5_REGNUM:
case SIM_SH_FR6_REGNUM: case SIM_SH_FR7_REGNUM: case SIM_SH_FR8_REGNUM:
case SIM_SH_FR9_REGNUM: case SIM_SH_FR10_REGNUM: case SIM_SH_FR11_REGNUM:
case SIM_SH_FR12_REGNUM: case SIM_SH_FR13_REGNUM: case SIM_SH_FR14_REGNUM:
case SIM_SH_FR15_REGNUM:
val = FI (rn - SIM_SH_FR0_REGNUM);
break; break;
case 26: case SIM_SH_DSR_REGNUM:
val = target_dsp ? A0 : FI (1); val = DSR;
break; break;
case 27: case SIM_SH_A0G_REGNUM:
val = target_dsp ? SEXT (A1G) : FI (2); val = SEXT (A0G);
break; break;
case 28: case SIM_SH_A0_REGNUM:
val = target_dsp ? A1 : FI (3); val = A0;
break; break;
case 29: case SIM_SH_A1G_REGNUM:
val = target_dsp ? M0 : FI (4); val = SEXT (A1G);
break; break;
case 30: case SIM_SH_A1_REGNUM:
val = target_dsp ? M1 : FI (5); val = A1;
break; break;
case 31: case SIM_SH_M0_REGNUM:
val = target_dsp ? X0 : FI (6); val = M0;
break; break;
case 32: case SIM_SH_M1_REGNUM:
val = target_dsp ? X1 : FI (7); val = M1;
break; break;
case 33: case SIM_SH_X0_REGNUM:
val = target_dsp ? Y0 : FI (8); val = X0;
break; break;
case 34: case SIM_SH_X1_REGNUM:
val = target_dsp ? Y1 : FI (9); val = X1;
break; break;
case 35: case 36: case 37: case 38: case 39: case SIM_SH_Y0_REGNUM:
val = FI (rn - 25); val = Y0;
break; break;
case 40: case SIM_SH_Y1_REGNUM:
val = target_dsp ? MOD : FI (15); val = Y1;
break; break;
case 41: case SIM_SH_MOD_REGNUM:
val = MOD;
break;
case SIM_SH_RS_REGNUM:
val = RS;
break;
case SIM_SH_RE_REGNUM:
val = RE;
break;
case SIM_SH_SSR_REGNUM:
val = SSR; val = SSR;
break; break;
case 42: case SIM_SH_SPC_REGNUM:
val = SPC; val = SPC;
break; break;
/* The rn_bank idiosyncracies are not due to hardware differences, but to /* The rn_bank idiosyncracies are not due to hardware differences, but to
a weird aliasing naming scheme for sh3 / sh3e / sh4. */ a weird aliasing naming scheme for sh3 / sh3e / sh4. */
case 43: case SIM_SH_R0_BANK0_REGNUM: case SIM_SH_R1_BANK0_REGNUM:
if (target_dsp) case SIM_SH_R2_BANK0_REGNUM: case SIM_SH_R3_BANK0_REGNUM:
val = RS; case SIM_SH_R4_BANK0_REGNUM: case SIM_SH_R5_BANK0_REGNUM:
else case 44: case SIM_SH_R6_BANK0_REGNUM: case SIM_SH_R7_BANK0_REGNUM:
if (target_dsp) val = (SR_MD && SR_RB
val = RE; ? Rn_BANK (rn - SIM_SH_R0_BANK0_REGNUM)
else case 45: case 46: case 47: case 48: case 49: case 50: : saved_state.asregs.regs[rn - SIM_SH_R0_BANK0_REGNUM]);
val = (SR_MD && SR_RB
? Rn_BANK (rn - 43)
: saved_state.asregs.regs[rn - 43]);
break; break;
case 51: case 52: case 53: case 54: case 55: case 56: case 57: case 58: case SIM_SH_R0_BANK1_REGNUM: case SIM_SH_R1_BANK1_REGNUM:
val = (target_dsp || ! SR_MD || ! SR_RB case SIM_SH_R2_BANK1_REGNUM: case SIM_SH_R3_BANK1_REGNUM:
? Rn_BANK (rn - 51) case SIM_SH_R4_BANK1_REGNUM: case SIM_SH_R5_BANK1_REGNUM:
: saved_state.asregs.regs[rn - 51]); case SIM_SH_R6_BANK1_REGNUM: case SIM_SH_R7_BANK1_REGNUM:
val = (! SR_MD || ! SR_RB
? Rn_BANK (rn - SIM_SH_R0_BANK1_REGNUM)
: saved_state.asregs.regs[rn - SIM_SH_R0_BANK1_REGNUM]);
break;
case SIM_SH_R0_BANK_REGNUM: case SIM_SH_R1_BANK_REGNUM:
case SIM_SH_R2_BANK_REGNUM: case SIM_SH_R3_BANK_REGNUM:
case SIM_SH_R4_BANK_REGNUM: case SIM_SH_R5_BANK_REGNUM:
case SIM_SH_R6_BANK_REGNUM: case SIM_SH_R7_BANK_REGNUM:
val = Rn_BANK (rn - SIM_SH_R0_BANK_REGNUM);
break; break;
default: default:
return 0; return 0;