yggdrasil/binutils-gdb
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sim: riscv: switch to new target-newlib-syscall

Browse Source 
Use the new target-newlib-syscall module.  This is needed to merge all
the architectures into a single build, and riscv has a custom syscall
table for its newlib/libgloss port.
This commit is contained in:
Mike Frysinger 2021-11-28 00:23:16 -05:00
parent ab230d13fc
commit c8c6ef3807
2 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
sim/riscv/Makefile.in
View File

@ -15,9 +15,6 @@
# You should have received a copy of the GNU General Public License
# along with this program. If not, see <http://www.gnu.org/licenses/>.
# This selects the newlib/libgloss syscall definitions.
NL_TARGET = -DNL_TARGET_riscv
## COMMON_PRE_CONFIG_FRAG
SIM_OBJS = \

2
sim/riscv/interp.c
View File

@ -24,6 +24,7 @@
#include "sim/callback.h"
#include "sim-main.h"
#include "sim-options.h"
#include "target-newlib-syscall.h"
void
sim_engine_run (SIM_DESC sd,
@ -69,6 +70,7 @@ sim_open (SIM_OPEN_KIND kind, host_callback *callback,
STATE_MACHS (sd) = riscv_sim_machs;
STATE_MODEL_NAME (sd) = WITH_TARGET_WORD_BITSIZE == 32 ? "RV32G" : "RV64G";
current_target_byte_order = BFD_ENDIAN_LITTLE;
callback->syscall_map = cb_riscv_syscall_map;
/* The cpu data is kept in a separately allocated chunk of memory. */
if (sim_cpu_alloc_all (sd, 1) != SIM_RC_OK)