Jim Wilson
2e7e5e2890
Fix for aarch64 sim sxtl/uxtl insns, plus another fix for addv.
...
sim/aarch64/
* simulator.c (do_vec_ADDV): Mov val declaration inside each case,
with type set to input type size.
(do_vec_xtl): Change bias from 3 to 4 for byte case.
sim/testsuite/sim/aarch64/
* bit.s: Change cmp immediates to account for addv bug fix.
* cmtst.s, ldn_single.s, stn_single.s: Likewise.
* xtl.s: New.
2017-02-19 13:16:56 -08:00
..
2017-02-19 13:16:56 -08:00
2017-02-13 01:26:21 -05:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-02-13 01:26:21 -05:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-02-13 01:26:21 -05:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-02-13 01:26:21 -05:00
2017-02-13 01:26:21 -05:00
2017-02-13 01:26:21 -05:00
2017-02-13 01:26:21 -05:00
2017-02-13 01:26:21 -05:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-01-01 10:52:34 +04:00
2017-02-13 01:26:21 -05:00
2017-01-01 10:52:34 +04:00
2017-02-13 01:26:21 -05:00
2017-02-13 01:26:21 -05:00
2017-02-13 01:26:21 -05:00
2017-02-19 13:16:56 -08:00
2017-01-01 10:52:34 +04:00
2016-01-09 03:52:30 -05:00
2017-02-14 15:23:12 -08:00
2016-01-09 03:52:30 -05:00
2016-01-09 03:52:30 -05:00
2016-01-09 03:52:30 -05:00
2017-02-14 15:23:12 -08:00
2017-01-01 10:52:34 +04:00
2015-12-26 20:38:31 -05:00