Richard Sandiford 99e01a66b4 aarch64: Add the SME2 predicate-related instructions
Implementation-wise, the main things to note here are:

- the WHILE* instructions have forms that return a pair of predicate
  registers.  This is the first time that we've had lists of predicate
  registers, and they wrap around after register 15 rather than after
  register 31.

- the predicate-as-counter WHILE* instructions have a fourth operand
  that specifies the vector length.  We can treat this as an enumeration,
  except that immediate values aren't allowed.

- PEXT takes an unsuffixed predicate index of the form PN<n>[<imm>].
  This is the first instance of a vector/predicate index having
  no suffix.
2023-03-30 11:09:12 +01:00
..
2022-07-09 20:10:47 +09:30
2021-01-01 10:31:02 +10:30
2022-01-01 12:49:07 -05:00
2022-11-02 09:19:20 +08:00
2023-03-16 17:30:19 +10:30
2023-03-16 17:30:19 +10:30