Jim Wilson bf25e9a0f1 Fix bit/bif instructions.
sim/aarch64/
	* simulator.c (do_vec_bit): Change loop limits from 16 and 8 to 4 and
	2.  Move test_false if inside loop.  Fix logic for computing result
	stored to vd.

	sim/testsuite/sim/aarch64
	* bit.s: New.
2017-02-14 14:35:57 -08:00
..
2017-02-14 14:35:57 -08:00
2017-02-14 14:35:57 -08:00
2016-01-09 03:52:30 -05:00