Christoph Müllner 25236d63fd RISC-V: Add support for literal instruction arguments
This patch introduces support for arbitrary literal instruction
arguments, that are not encoded in the opcode.

A typical use case for this feature would be an instruction that
applies an implicit shift by a constant value on an immediate
(that is a real operand). With this patch it is possible to make
this shift visible in the dissasembly and support such artificial
parameter as part of the asssembly code.

Co-developed-by: Lifang Xia <lifang_xia@linux.alibaba.com>
Signed-off-by: Christoph Müllner <christoph.muellner@vrull.eu>
2022-09-22 18:06:09 +02:00
..
2022-07-09 21:36:10 +09:30
2022-04-12 09:04:15 +02:00
2022-04-21 11:31:45 +09:30
2022-04-12 09:04:15 +02:00
2022-07-09 21:47:24 +09:30
2022-04-12 09:04:15 +02:00
2022-05-10 11:21:37 +09:30
2022-04-12 09:04:15 +02:00
2022-07-09 21:36:10 +09:30
2022-07-09 21:23:00 +09:30
2022-08-04 12:22:39 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:36:10 +09:30
2022-07-04 08:32:50 +02:00
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-05-18 09:37:34 +02:00
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:36:10 +09:30
2022-07-09 21:36:10 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:36:10 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:48:02 +09:30
2022-07-09 21:48:02 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30
2022-04-12 09:04:15 +02:00
2022-07-09 21:23:00 +09:30
2022-07-09 21:23:00 +09:30