yggdrasil/binutils-gdb
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
binutils-gdb/sim
History
Mike Frysinger c5b349e1c5 sim: ppc: enable -Wno-format for mingw targets 
This mirrors what we do for other builds already.
2021-05-29 18:09:02 -04:00
..
aarch64
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
arm
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
avr
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
bfin
sim: bfin: fix the otp fix fix
2021-05-28 23:31:24 -04:00
bpf
sim: cgen: invert sim_state storage for cgen ports
2021-05-17 00:46:32 -04:00
common
sim: pull in extra gnulib libs too
2021-05-29 15:31:12 -04:00
cr16
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
cris
opcodes: cris: move desc & opc files from sim/
2021-05-24 18:42:34 -04:00
d10v
sim/d10v: Use offsetof in a static assertion about structure layout.
2021-05-21 17:27:05 -07:00
erc32
sim: switch config.h usage to defs.h
2021-05-16 22:38:41 -04:00
example-synacor
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
frv
sim: frv: fix up a bunch of prototype warnings
2021-05-29 13:10:42 -04:00
ft32
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
h8300
sim: h8300 Fixed different behavior in preinc/predec.
2021-05-28 21:14:24 +09:00
igen
sim: add support for build-time ar & ranlib
2021-05-04 08:22:07 -04:00
iq2000
sim: cgen: invert sim_state storage for cgen ports
2021-05-17 00:46:32 -04:00
lm32
sim: cgen: invert sim_state storage for cgen ports
2021-05-17 00:46:32 -04:00
m4
sim: riscv: move __int128 check to configure
2021-05-16 00:04:17 -04:00
m32c
sim: m32c: rename open symbol to avoid collisions
2021-05-29 12:03:27 -04:00
m32r
sim: cgen: invert sim_state storage for cgen ports
2021-05-17 00:46:32 -04:00
m68hc11
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
mcore
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
microblaze
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
mips
sim: mips: fix build w/out dv-sockser
2021-05-29 15:29:54 -04:00
mn10300
sim: mn10300: add SIGTRAP fallback
2021-05-29 15:32:00 -04:00
moxie
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
msp430
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
or1k
sim: cgen: invert sim_state storage for cgen ports
2021-05-17 00:46:32 -04:00
ppc
sim: ppc: enable -Wno-format for mingw targets
2021-05-29 18:09:02 -04:00
pru
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
riscv
sim: fully merge sim_state_base into sim_state
2021-05-17 01:05:08 -04:00
rl78
sim: rl78: rename open symbol to avoid collisions
2021-05-23 17:40:32 -04:00
rx
sim: switch config.h usage to defs.h
2021-05-16 22:38:41 -04:00
sh
sim: sh: fix a few compiler warnings
2021-05-29 13:06:26 -04:00
testsuite
sim: h8300 add special case test.
2021-05-28 21:14:24 +09:00
v850
sim: v850: add pointer casts for execv on Windows
2021-05-29 15:32:59 -04:00
.gitignore
sim: drop common/cconfig.h in favor of a single config.h
2016-01-09 03:52:30 -05:00
aclocal.m4
sim: unify toolchain settings
2021-04-02 23:31:14 -04:00
ChangeLog
sim: install library header files
2021-05-16 22:42:02 -04:00
configure
sim: add support for build-time ar & ranlib
2021-05-04 08:22:07 -04:00
configure.ac
sim: example-synacor: a simple implementation for reference
2021-04-03 16:19:16 -04:00
MAINTAINERS
sim: readd myself as a maintainer
2021-01-29 22:11:45 -05:00
Makefile.am
sim: install library header files
2021-05-16 22:42:02 -04:00
Makefile.in
sim: install library header files
2021-05-16 22:42:02 -04:00
README-HACKING
sim: create header namespace
2021-05-14 00:41:05 -04:00