aarch64: Regenerate aarch64-*-2.c files

This commit is contained in:
Victor Do Nascimento 2024-01-09 10:13:09 +00:00
parent e3a478523e
commit e244fa1a6b
3 changed files with 2479 additions and 2432 deletions

View File

@ -426,15 +426,15 @@ aarch64_find_real_opcode (const aarch64_opcode *opcode)
case 1200: /* movz */
value = 1200; /* --> movz. */
break;
case 3193: /* clrbhb */
case 1276: /* autibsp */
case 1275: /* autibz */
case 1274: /* autiasp */
case 1273: /* autiaz */
case 1272: /* pacibsp */
case 1271: /* pacibz */
case 1270: /* paciasp */
case 1269: /* paciaz */
case 3197: /* clrbhb */
case 1280: /* autibsp */
case 1279: /* autibz */
case 1278: /* autiasp */
case 1277: /* autiaz */
case 1276: /* pacibsp */
case 1275: /* pacibz */
case 1274: /* paciasp */
case 1273: /* paciaz */
case 1253: /* gcsb */
case 1233: /* clearbhb */
case 1232: /* tsb */
@ -465,143 +465,147 @@ aarch64_find_real_opcode (const aarch64_opcode *opcode)
case 1236: /* dsb */
value = 1236; /* --> dsb. */
break;
case 3194: /* trcit */
case 1264: /* cosp */
case 1263: /* cpp */
case 1262: /* dvp */
case 1261: /* cfp */
case 1258: /* tlbi */
case 1257: /* ic */
case 1256: /* dc */
case 1255: /* at */
case 3198: /* trcit */
case 1266: /* cosp */
case 1265: /* cpp */
case 1264: /* dvp */
case 1263: /* cfp */
case 1259: /* tlbi */
case 1258: /* ic */
case 1257: /* dc */
case 1256: /* at */
case 1254: /* sys */
value = 1254; /* --> sys. */
break;
case 1259: /* wfet */
value = 1259; /* --> wfet. */
case 1260: /* tlbip */
case 1255: /* sysp */
value = 1255; /* --> sysp. */
break;
case 1260: /* wfit */
value = 1260; /* --> wfit. */
case 1261: /* wfet */
value = 1261; /* --> wfet. */
break;
case 2078: /* bic */
case 1325: /* and */
value = 1325; /* --> and. */
case 1262: /* wfit */
value = 1262; /* --> wfit. */
break;
case 1308: /* mov */
case 1327: /* and */
value = 1327; /* --> and. */
case 2082: /* bic */
case 1329: /* and */
value = 1329; /* --> and. */
break;
case 1312: /* movs */
case 1328: /* ands */
value = 1328; /* --> ands. */
case 1312: /* mov */
case 1331: /* and */
value = 1331; /* --> and. */
break;
case 2079: /* cmple */
case 1363: /* cmpge */
value = 1363; /* --> cmpge. */
case 1316: /* movs */
case 1332: /* ands */
value = 1332; /* --> ands. */
break;
case 2082: /* cmplt */
case 1366: /* cmpgt */
value = 1366; /* --> cmpgt. */
case 2083: /* cmple */
case 1367: /* cmpge */
value = 1367; /* --> cmpge. */
break;
case 2080: /* cmplo */
case 1368: /* cmphi */
value = 1368; /* --> cmphi. */
case 2086: /* cmplt */
case 1370: /* cmpgt */
value = 1370; /* --> cmpgt. */
break;
case 2081: /* cmpls */
case 1371: /* cmphs */
value = 1371; /* --> cmphs. */
case 2084: /* cmplo */
case 1372: /* cmphi */
value = 1372; /* --> cmphi. */
break;
case 1305: /* mov */
case 1393: /* cpy */
value = 1393; /* --> cpy. */
break;
case 1307: /* mov */
case 1394: /* cpy */
value = 1394; /* --> cpy. */
break;
case 2089: /* fmov */
case 1310: /* mov */
case 1395: /* cpy */
value = 1395; /* --> cpy. */
break;
case 1299: /* mov */
case 1407: /* dup */
value = 1407; /* --> dup. */
break;
case 1302: /* mov */
case 1298: /* mov */
case 1408: /* dup */
value = 1408; /* --> dup. */
break;
case 2088: /* fmov */
case 1304: /* mov */
case 1409: /* dup */
value = 1409; /* --> dup. */
break;
case 1303: /* mov */
case 1410: /* dupm */
value = 1410; /* --> dupm. */
break;
case 2083: /* eon */
case 1412: /* eor */
value = 1412; /* --> eor. */
break;
case 1313: /* not */
case 1414: /* eor */
value = 1414; /* --> eor. */
break;
case 1314: /* nots */
case 1415: /* eors */
value = 1415; /* --> eors. */
break;
case 2084: /* facle */
case 1420: /* facge */
value = 1420; /* --> facge. */
break;
case 2085: /* faclt */
case 1421: /* facgt */
value = 1421; /* --> facgt. */
break;
case 2086: /* fcmle */
case 1434: /* fcmge */
value = 1434; /* --> fcmge. */
break;
case 2087: /* fcmlt */
case 1436: /* fcmgt */
value = 1436; /* --> fcmgt. */
break;
case 1296: /* fmov */
case 1442: /* fcpy */
value = 1442; /* --> fcpy. */
break;
case 1295: /* fmov */
case 1465: /* fdup */
value = 1465; /* --> fdup. */
break;
case 1297: /* mov */
case 1797: /* orr */
value = 1797; /* --> orr. */
break;
case 2090: /* orn */
case 1798: /* orr */
value = 1798; /* --> orr. */
break;
case 1301: /* mov */
case 1300: /* mov */
case 1800: /* orr */
value = 1800; /* --> orr. */
break;
case 1311: /* movs */
case 1801: /* orrs */
value = 1801; /* --> orrs. */
break;
case 1306: /* mov */
case 1864: /* sel */
value = 1864; /* --> sel. */
case 2085: /* cmpls */
case 1375: /* cmphs */
value = 1375; /* --> cmphs. */
break;
case 1309: /* mov */
case 1865: /* sel */
value = 1865; /* --> sel. */
case 1397: /* cpy */
value = 1397; /* --> cpy. */
break;
case 1311: /* mov */
case 1398: /* cpy */
value = 1398; /* --> cpy. */
break;
case 2093: /* fmov */
case 1314: /* mov */
case 1399: /* cpy */
value = 1399; /* --> cpy. */
break;
case 1303: /* mov */
case 1411: /* dup */
value = 1411; /* --> dup. */
break;
case 1306: /* mov */
case 1302: /* mov */
case 1412: /* dup */
value = 1412; /* --> dup. */
break;
case 2092: /* fmov */
case 1308: /* mov */
case 1413: /* dup */
value = 1413; /* --> dup. */
break;
case 1307: /* mov */
case 1414: /* dupm */
value = 1414; /* --> dupm. */
break;
case 2087: /* eon */
case 1416: /* eor */
value = 1416; /* --> eor. */
break;
case 1317: /* not */
case 1418: /* eor */
value = 1418; /* --> eor. */
break;
case 1318: /* nots */
case 1419: /* eors */
value = 1419; /* --> eors. */
break;
case 2088: /* facle */
case 1424: /* facge */
value = 1424; /* --> facge. */
break;
case 2089: /* faclt */
case 1425: /* facgt */
value = 1425; /* --> facgt. */
break;
case 2090: /* fcmle */
case 1438: /* fcmge */
value = 1438; /* --> fcmge. */
break;
case 2091: /* fcmlt */
case 1440: /* fcmgt */
value = 1440; /* --> fcmgt. */
break;
case 1300: /* fmov */
case 1446: /* fcpy */
value = 1446; /* --> fcpy. */
break;
case 1299: /* fmov */
case 1469: /* fdup */
value = 1469; /* --> fdup. */
break;
case 1301: /* mov */
case 1801: /* orr */
value = 1801; /* --> orr. */
break;
case 2094: /* orn */
case 1802: /* orr */
value = 1802; /* --> orr. */
break;
case 1305: /* mov */
case 1304: /* mov */
case 1804: /* orr */
value = 1804; /* --> orr. */
break;
case 1315: /* movs */
case 1805: /* orrs */
value = 1805; /* --> orrs. */
break;
case 1310: /* mov */
case 1868: /* sel */
value = 1868; /* --> sel. */
break;
case 1313: /* mov */
case 1869: /* sel */
value = 1869; /* --> sel. */
break;
default: return NULL;
}
@ -632,11 +636,10 @@ aarch64_insert_operand (const aarch64_operand *self,
case 12:
case 13:
case 14:
case 18:
case 19:
case 20:
case 21:
case 23:
case 22:
case 24:
case 25:
case 26:
@ -646,11 +649,9 @@ aarch64_insert_operand (const aarch64_operand *self,
case 30:
case 31:
case 32:
case 113:
case 114:
case 172:
case 173:
case 174:
case 33:
case 116:
case 117:
case 175:
case 176:
case 177:
@ -662,56 +663,58 @@ aarch64_insert_operand (const aarch64_operand *self,
case 183:
case 184:
case 185:
case 200:
case 201:
case 202:
case 186:
case 187:
case 188:
case 203:
case 204:
case 205:
case 206:
case 207:
case 208:
case 215:
case 209:
case 210:
case 211:
case 218:
case 222:
case 229:
case 230:
case 237:
case 238:
case 239:
case 221:
case 225:
case 232:
case 233:
case 240:
case 241:
case 242:
case 243:
return aarch64_ins_regno (self, info, code, inst, errors);
case 6:
case 110:
case 111:
case 272:
case 274:
case 113:
case 114:
case 275:
case 277:
return aarch64_ins_none (self, info, code, inst, errors);
case 16:
return aarch64_ins_reg_extended (self, info, code, inst, errors);
case 17:
return aarch64_ins_reg_extended (self, info, code, inst, errors);
case 18:
return aarch64_ins_reg_shifted (self, info, code, inst, errors);
case 22:
case 23:
return aarch64_ins_ft (self, info, code, inst, errors);
case 33:
case 34:
case 35:
case 36:
case 276:
return aarch64_ins_reglane (self, info, code, inst, errors);
case 37:
return aarch64_ins_reglist (self, info, code, inst, errors);
case 279:
return aarch64_ins_reglane (self, info, code, inst, errors);
case 38:
return aarch64_ins_ldst_reglist (self, info, code, inst, errors);
return aarch64_ins_reglist (self, info, code, inst, errors);
case 39:
return aarch64_ins_ldst_reglist_r (self, info, code, inst, errors);
return aarch64_ins_ldst_reglist (self, info, code, inst, errors);
case 40:
return aarch64_ins_ldst_elemlist (self, info, code, inst, errors);
return aarch64_ins_ldst_reglist_r (self, info, code, inst, errors);
case 41:
return aarch64_ins_ldst_elemlist (self, info, code, inst, errors);
case 42:
case 43:
case 44:
case 54:
case 45:
case 55:
case 56:
case 57:
@ -728,117 +731,117 @@ aarch64_insert_operand (const aarch64_operand *self,
case 68:
case 69:
case 70:
case 82:
case 71:
case 83:
case 84:
case 85:
case 109:
case 169:
case 171:
case 192:
case 193:
case 194:
case 86:
case 112:
case 172:
case 174:
case 195:
case 196:
case 197:
case 198:
case 199:
case 243:
case 270:
case 271:
case 200:
case 201:
case 202:
case 246:
case 273:
case 275:
case 280:
case 281:
case 274:
case 276:
case 278:
case 283:
case 284:
return aarch64_ins_imm (self, info, code, inst, errors);
case 45:
case 46:
return aarch64_ins_advsimd_imm_shift (self, info, code, inst, errors);
case 47:
return aarch64_ins_advsimd_imm_shift (self, info, code, inst, errors);
case 48:
case 49:
case 50:
return aarch64_ins_advsimd_imm_modified (self, info, code, inst, errors);
case 53:
case 159:
case 54:
case 162:
return aarch64_ins_fpimm (self, info, code, inst, errors);
case 71:
case 167:
return aarch64_ins_limm (self, info, code, inst, errors);
case 72:
return aarch64_ins_aimm (self, info, code, inst, errors);
case 170:
return aarch64_ins_limm (self, info, code, inst, errors);
case 73:
return aarch64_ins_imm_half (self, info, code, inst, errors);
return aarch64_ins_aimm (self, info, code, inst, errors);
case 74:
return aarch64_ins_imm_half (self, info, code, inst, errors);
case 75:
return aarch64_ins_fbits (self, info, code, inst, errors);
case 76:
case 77:
case 164:
return aarch64_ins_imm_rotate2 (self, info, code, inst, errors);
case 78:
case 163:
case 165:
return aarch64_ins_imm_rotate1 (self, info, code, inst, errors);
case 167:
return aarch64_ins_imm_rotate2 (self, info, code, inst, errors);
case 79:
case 166:
case 168:
return aarch64_ins_imm_rotate1 (self, info, code, inst, errors);
case 80:
case 81:
return aarch64_ins_cond (self, info, code, inst, errors);
case 86:
case 95:
return aarch64_ins_addr_simple (self, info, code, inst, errors);
case 87:
return aarch64_ins_addr_regoff (self, info, code, inst, errors);
case 96:
return aarch64_ins_addr_simple (self, info, code, inst, errors);
case 88:
return aarch64_ins_addr_regoff (self, info, code, inst, errors);
case 89:
case 90:
case 92:
case 94:
return aarch64_ins_addr_simm (self, info, code, inst, errors);
case 91:
return aarch64_ins_addr_simm10 (self, info, code, inst, errors);
case 93:
case 95:
return aarch64_ins_addr_simm (self, info, code, inst, errors);
case 92:
return aarch64_ins_addr_simm10 (self, info, code, inst, errors);
case 94:
return aarch64_ins_addr_uimm12 (self, info, code, inst, errors);
case 96:
return aarch64_ins_addr_offset (self, info, code, inst, errors);
case 97:
return aarch64_ins_simd_addr_post (self, info, code, inst, errors);
return aarch64_ins_addr_offset (self, info, code, inst, errors);
case 98:
return aarch64_ins_sysreg (self, info, code, inst, errors);
return aarch64_ins_simd_addr_post (self, info, code, inst, errors);
case 99:
return aarch64_ins_pstatefield (self, info, code, inst, errors);
case 100:
return aarch64_ins_sysreg (self, info, code, inst, errors);
case 101:
return aarch64_ins_pstatefield (self, info, code, inst, errors);
case 102:
case 103:
case 104:
return aarch64_ins_sysins_op (self, info, code, inst, errors);
case 105:
case 107:
return aarch64_ins_barrier (self, info, code, inst, errors);
case 106:
return aarch64_ins_barrier_dsb_nxs (self, info, code, inst, errors);
case 107:
return aarch64_ins_sysins_op (self, info, code, inst, errors);
case 108:
case 110:
return aarch64_ins_barrier (self, info, code, inst, errors);
case 109:
return aarch64_ins_barrier_dsb_nxs (self, info, code, inst, errors);
case 111:
return aarch64_ins_prfop (self, info, code, inst, errors);
case 112:
return aarch64_ins_hint (self, info, code, inst, errors);
case 115:
case 116:
return aarch64_ins_sve_addr_ri_s4 (self, info, code, inst, errors);
case 117:
return aarch64_ins_hint (self, info, code, inst, errors);
case 118:
case 119:
return aarch64_ins_sve_addr_ri_s4 (self, info, code, inst, errors);
case 120:
return aarch64_ins_sve_addr_ri_s4xvl (self, info, code, inst, errors);
case 121:
return aarch64_ins_sve_addr_ri_s6xvl (self, info, code, inst, errors);
case 122:
return aarch64_ins_sve_addr_ri_s9xvl (self, info, code, inst, errors);
case 123:
return aarch64_ins_sve_addr_ri_s4xvl (self, info, code, inst, errors);
case 124:
return aarch64_ins_sve_addr_ri_s6xvl (self, info, code, inst, errors);
case 125:
return aarch64_ins_sve_addr_ri_s9xvl (self, info, code, inst, errors);
case 126:
return aarch64_ins_sve_addr_ri_u6 (self, info, code, inst, errors);
case 127:
case 128:
case 129:
return aarch64_ins_sve_addr_ri_u6 (self, info, code, inst, errors);
case 130:
case 131:
case 132:
@ -851,88 +854,88 @@ aarch64_insert_operand (const aarch64_operand *self,
case 139:
case 140:
case 141:
return aarch64_ins_sve_addr_rr_lsl (self, info, code, inst, errors);
case 142:
case 143:
case 144:
return aarch64_ins_sve_addr_rr_lsl (self, info, code, inst, errors);
case 145:
case 146:
case 147:
case 148:
case 149:
return aarch64_ins_sve_addr_rz_xtw (self, info, code, inst, errors);
case 150:
case 151:
case 152:
return aarch64_ins_sve_addr_rz_xtw (self, info, code, inst, errors);
case 153:
return aarch64_ins_sve_addr_zi_u5 (self, info, code, inst, errors);
case 154:
return aarch64_ins_sve_addr_zz_lsl (self, info, code, inst, errors);
case 155:
return aarch64_ins_sve_addr_zz_sxtw (self, info, code, inst, errors);
case 156:
return aarch64_ins_sve_addr_zz_uxtw (self, info, code, inst, errors);
return aarch64_ins_sve_addr_zi_u5 (self, info, code, inst, errors);
case 157:
return aarch64_ins_sve_aimm (self, info, code, inst, errors);
return aarch64_ins_sve_addr_zz_lsl (self, info, code, inst, errors);
case 158:
return aarch64_ins_sve_asimm (self, info, code, inst, errors);
return aarch64_ins_sve_addr_zz_sxtw (self, info, code, inst, errors);
case 159:
return aarch64_ins_sve_addr_zz_uxtw (self, info, code, inst, errors);
case 160:
return aarch64_ins_sve_float_half_one (self, info, code, inst, errors);
return aarch64_ins_sve_aimm (self, info, code, inst, errors);
case 161:
return aarch64_ins_sve_asimm (self, info, code, inst, errors);
case 163:
return aarch64_ins_sve_float_half_one (self, info, code, inst, errors);
case 164:
return aarch64_ins_sve_float_half_two (self, info, code, inst, errors);
case 162:
case 165:
return aarch64_ins_sve_float_zero_one (self, info, code, inst, errors);
case 166:
case 169:
return aarch64_ins_inv_limm (self, info, code, inst, errors);
case 168:
case 171:
return aarch64_ins_sve_limm_mov (self, info, code, inst, errors);
case 170:
case 173:
return aarch64_ins_sve_scale (self, info, code, inst, errors);
case 186:
case 187:
case 188:
return aarch64_ins_sve_shlimm (self, info, code, inst, errors);
case 189:
case 190:
case 191:
case 256:
return aarch64_ins_sve_shlimm (self, info, code, inst, errors);
case 192:
case 193:
case 194:
case 259:
return aarch64_ins_sve_shrimm (self, info, code, inst, errors);
case 209:
case 210:
case 211:
case 212:
case 213:
case 214:
return aarch64_ins_sve_quad_index (self, info, code, inst, errors);
case 215:
case 216:
return aarch64_ins_sve_index (self, info, code, inst, errors);
case 217:
return aarch64_ins_sve_quad_index (self, info, code, inst, errors);
case 219:
case 236:
return aarch64_ins_sve_reglist (self, info, code, inst, errors);
return aarch64_ins_sve_index (self, info, code, inst, errors);
case 220:
case 221:
case 222:
case 239:
return aarch64_ins_sve_reglist (self, info, code, inst, errors);
case 223:
case 224:
case 225:
case 226:
case 235:
return aarch64_ins_sve_aligned_reglist (self, info, code, inst, errors);
case 227:
case 228:
return aarch64_ins_sve_strided_reglist (self, info, code, inst, errors);
case 229:
case 238:
return aarch64_ins_sve_aligned_reglist (self, info, code, inst, errors);
case 230:
case 231:
case 233:
case 244:
return aarch64_ins_sme_za_hv_tiles (self, info, code, inst, errors);
case 232:
return aarch64_ins_sve_strided_reglist (self, info, code, inst, errors);
case 234:
case 236:
case 247:
return aarch64_ins_sme_za_hv_tiles (self, info, code, inst, errors);
case 235:
case 237:
return aarch64_ins_sme_za_hv_tiles_range (self, info, code, inst, errors);
case 241:
case 242:
case 257:
case 258:
case 259:
case 244:
case 245:
case 260:
case 261:
case 262:
@ -943,26 +946,29 @@ aarch64_insert_operand (const aarch64_operand *self,
case 267:
case 268:
case 269:
case 270:
case 271:
case 272:
return aarch64_ins_simple_index (self, info, code, inst, errors);
case 245:
case 246:
case 247:
case 248:
case 249:
case 250:
case 251:
return aarch64_ins_sme_za_array (self, info, code, inst, errors);
case 252:
return aarch64_ins_sme_addr_ri_u4xvl (self, info, code, inst, errors);
case 253:
return aarch64_ins_sme_sm_za (self, info, code, inst, errors);
case 254:
return aarch64_ins_sme_pred_reg_with_index (self, info, code, inst, errors);
return aarch64_ins_sme_za_array (self, info, code, inst, errors);
case 255:
return aarch64_ins_sme_addr_ri_u4xvl (self, info, code, inst, errors);
case 256:
return aarch64_ins_sme_sm_za (self, info, code, inst, errors);
case 257:
return aarch64_ins_sme_pred_reg_with_index (self, info, code, inst, errors);
case 258:
return aarch64_ins_plain_shrimm (self, info, code, inst, errors);
case 277:
case 278:
case 279:
case 280:
case 281:
case 282:
return aarch64_ins_x0_to_x30 (self, info, code, inst, errors);
default: assert (0); abort ();
}

File diff suppressed because it is too large Load Diff

View File

@ -40,6 +40,7 @@ const struct aarch64_operand aarch64_operands[] =
{AARCH64_OPND_CLASS_INT_REG, "Rn_SP", OPD_F_MAYBE_SP | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_Rn}, "an integer or stack pointer register"},
{AARCH64_OPND_CLASS_INT_REG, "Rm_SP", OPD_F_MAYBE_SP | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_Rm}, "an integer or stack pointer register"},
{AARCH64_OPND_CLASS_INT_REG, "PAIRREG", OPD_F_HAS_EXTRACTOR, {}, "the second reg of a pair"},
{AARCH64_OPND_CLASS_INT_REG, "PAIRREG_OR_XZR", OPD_F_HAS_EXTRACTOR, {}, "the second reg of a pair"},
{AARCH64_OPND_CLASS_MODIFIED_REG, "Rm_EXT", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "an integer register with optional extension"},
{AARCH64_OPND_CLASS_MODIFIED_REG, "Rm_SFT", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "an integer register with optional shift"},
{AARCH64_OPND_CLASS_FP_REG, "Fd", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_Rd}, "a floating-point register"},
@ -123,11 +124,13 @@ const struct aarch64_operand aarch64_operands[] =
{AARCH64_OPND_CLASS_ADDRESS, "ADDR_OFFSET", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_Rn,FLD_imm9,FLD_index}, "an address with an optional 8-bit signed immediate offset"},
{AARCH64_OPND_CLASS_ADDRESS, "SIMD_ADDR_POST", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "a post-indexed address with immediate or register increment"},
{AARCH64_OPND_CLASS_SYSTEM, "SYSREG", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "a system register"},
{AARCH64_OPND_CLASS_SYSTEM, "SYSREG128", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "a 128-bit system register"},
{AARCH64_OPND_CLASS_SYSTEM, "PSTATEFIELD", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "a PSTATE field name"},
{AARCH64_OPND_CLASS_SYSTEM, "SYSREG_AT", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "an address translation operation specifier"},
{AARCH64_OPND_CLASS_SYSTEM, "SYSREG_DC", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "a data cache maintenance operation specifier"},
{AARCH64_OPND_CLASS_SYSTEM, "SYSREG_IC", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "an instruction cache maintenance operation specifier"},
{AARCH64_OPND_CLASS_SYSTEM, "SYSREG_TLBI", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "a TBL invalidation operation specifier"},
{AARCH64_OPND_CLASS_SYSTEM, "SYSREG_TLBIP", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "a 128-bit TBL invalidation operation specifier"},
{AARCH64_OPND_CLASS_SYSTEM, "SYSREG_SR", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "a Speculation Restriction option name (RCTX)"},
{AARCH64_OPND_CLASS_SYSTEM, "BARRIER", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "a barrier option name"},
{AARCH64_OPND_CLASS_SYSTEM, "BARRIER_DSB_NXS", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, "the DSB nXS option qualifier name SY, ISH, NSH, OSH or an optional 5-bit unsigned immediate"},
@ -383,18 +386,18 @@ static const unsigned op_enum_table [] =
391,
413,
415,
1300,
1304,
1305,
1310,
1302,
1301,
1306,
1298,
1297,
1302,
1309,
1311,
1312,
1308,
1314,
1313,
1315,
1316,
1312,
1318,
1317,
131,
};