Files
binutils-gdb/opcodes
Tsukasa OI 934ee74bc0 RISC-V: Fix opcode entries of "vmsge{,u}.vx"
Their check_func should be "match_never", not "match_opcode".  The reasons
this error did not cause any disassembler errors are:

1.  The problem will not reproduce if "no-aliases" is specified
    (because macro instructions are handled as aliases).
2.  If not, all affected compressed instructions or their aliases
    precede before "vmsge{,u}.vx" macro instructions.

However, it'll easily break if we reorder opcode entries.  This commit
fixes this issue before the *accident* occurs.

opcodes/ChangeLog:

	* riscv-opc.c (riscv_opcodes): Make sure that we never match to
	vmsge{,u}.vx instructions unless specified in the assembler.
2023-08-11 03:55:55 +00:00
..
2023-08-02 12:06:23 +01:00
2022-07-09 20:10:47 +09:30
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-03 21:20:33 +09:30
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-03-16 17:30:19 +10:30
2023-03-16 17:30:19 +10:30
2023-08-02 12:06:23 +01:00