Tsukasa OI 0938b032da RISC-V: Add 'Zmmul' extension in assembler.
Three-part patch set from Tsukasa OI to support zmmul in assembler.

The 'Zmmul' is a RISC-V extension consisting of only multiply instructions
(a subset of 'M' which has multiply and divide instructions).

bfd/
	* elfxx-riscv.c (riscv_implicit_subsets): Add 'Zmmul' implied by 'M'.
	(riscv_supported_std_z_ext): Add 'Zmmul' extension.
	(riscv_multi_subset_supports): Add handling for new instruction class.
gas/
	* testsuite/gas/riscv/attribute-09.d: Updated implicit 'Zmmul' by 'M'.
	* testsuite/gas/riscv/option-arch-02.d: Likewise.
	* testsuite/gas/riscv/m-ext.s: New test.
	* testsuite/gas/riscv/m-ext-32.d: New test (RV32).
	* testsuite/gas/riscv/m-ext-64.d: New test (RV64).
	* testsuite/gas/riscv/zmmul-32.d: New expected output.
	* testsuite/gas/riscv/zmmul-64.d: Likewise.
	* testsuite/gas/riscv/m-ext-fail-xlen-32.d: New test (failure
	by using RV64-only instructions in RV32).
	* testsuite/gas/riscv/m-ext-fail-xlen-32.l: Likewise.
	* testsuite/gas/riscv/m-ext-fail-zmmul-32.d: New failure test
	(RV32 + Zmmul but with no M).
	* testsuite/gas/riscv/m-ext-fail-zmmul-32.l: Likewise.
	* testsuite/gas/riscv/m-ext-fail-zmmul-64.d: New failure test
	(RV64 + Zmmul but with no M).
	* testsuite/gas/riscv/m-ext-fail-zmmul-64.l: Likewise.
	* testsuite/gas/riscv/m-ext-fail-noarch-64.d: New failure test
	(no Zmmul or M).
	* testsuite/gas/riscv/m-ext-fail-noarch-64.l: Likewise.
include/
	* opcode/riscv.h (enum riscv_insn_class): Added INSN_CLASS_ZMMUL.
ld/
	* testsuite/ld-riscv-elf/attr-merge-arch-01.d: We don't care zmmul in
	these testcases, so just replaced m by a.
	* testsuite/ld-riscv-elf/attr-merge-arch-01a.s: Likewise.
	* testsuite/ld-riscv-elf/attr-merge-arch-01b.s: Likewise.
	* testsuite/ld-riscv-elf/attr-merge-arch-02.d: Likewise.
	* testsuite/ld-riscv-elf/attr-merge-arch-02a.s: Likewise.
	* testsuite/ld-riscv-elf/attr-merge-arch-03.d: Likewise.
	* testsuite/ld-riscv-elf/attr-merge-arch-03a.s: Likewise.
	* testsuite/ld-riscv-elf/attr-merge-user-ext-01.d: Likewise.
	* testsuite/ld-riscv-elf/attr-merge-user-ext-rv32i2p1_a2p0.s: Renamed.
	* testsuite/ld-riscv-elf/attr-merge-user-ext-rv32i2p1_a2p1.s: Renamed.
opcodes/
	* riscv-opc.c (riscv_opcodes): Updated multiply instructions to zmmul.
2022-08-30 17:46:11 +08:00
..
2022-07-09 20:10:47 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2021-01-01 10:31:02 +10:30
2022-01-01 12:49:07 -05:00
2022-07-09 20:10:47 +09:30
2022-06-27 11:11:46 +02:00
2022-05-10 11:21:37 +09:30
2022-05-11 09:49:20 +09:30
2022-05-10 11:21:37 +09:30
2022-06-27 11:11:46 +02:00
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-08-16 09:36:58 -07:00
2022-07-04 08:32:50 +02:00
2022-08-03 08:59:46 +02:00
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-11 09:49:20 +09:30
2022-05-10 11:21:37 +09:30
2022-05-10 11:21:37 +09:30
2022-08-04 12:22:39 +09:30
2022-05-10 11:21:37 +09:30
2022-05-10 11:21:37 +09:30