Neal Frager 6bbf249557 opcodes: microblaze: Add new bit-field instructions
This patches adds new bsefi and bsifi instructions.
BSEFI- The instruction shall extract a bit field from a
register and place it right-adjusted in the destination register.
The other bits in the destination register shall be set to zero.
BSIFI- The instruction shall insert a right-adjusted bit field
from a register at another position in the destination register.
The rest of the bits in the destination register shall be unchanged.

Further documentation of these instructions can be found here:
https://docs.xilinx.com/v/u/en-US/ug984-vivado-microblaze-ref

This patch has been tested for years of AMD Xilinx Yocto
releases as part of the following patch set:

https://github.com/Xilinx/meta-xilinx/tree/master/meta-microblaze/recipes-devtools/binutils/binutils

Signed-off-by: nagaraju <nagaraju.mekala@amd.com>
Signed-off-by: Ibai Erkiaga <ibai.erkiaga-elorza@amd.com>
Signed-off-by: Neal Frager <neal.frager@amd.com>
Signed-off-by: Michael J. Eager <eager@eagercon.com>
2023-10-06 10:53:45 -07:00
..
2023-08-16 14:22:54 +01:00
2022-07-09 20:10:47 +09:30
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-08-26 13:09:38 -06:00
2021-01-01 10:31:02 +10:30
2022-01-01 12:49:07 -05:00
2023-08-03 21:20:33 +09:30
2023-08-16 14:22:54 +01:00
2023-08-02 12:06:23 +01:00
2023-08-02 12:06:23 +01:00
2023-09-15 09:57:05 +02:00
2023-09-15 09:57:05 +02:00
2023-08-02 12:06:23 +01:00
2023-09-15 09:57:05 +02:00
2023-08-24 12:36:25 +09:30
2023-08-16 14:22:54 +01:00
2023-03-16 17:30:19 +10:30
2023-03-16 17:30:19 +10:30